Please use this identifier to cite or link to this item: http://theses-test.ncl.ac.uk:8080/jspui/handle/10443.1/2943
Full metadata record
DC FieldValueLanguage
dc.contributor.authorGuido, James Sebastian-
dc.date.accessioned2016-05-24T10:40:14Z-
dc.date.available2016-05-24T10:40:14Z-
dc.date.issued2015-
dc.identifier.urihttp://hdl.handle.net/10443/2943-
dc.descriptionPhD Thesis: This is a revised version received 24/5/16. The definitive version is the print copy in the Research Reserve Collection of the University Libraryen_US
dc.description.abstractSynchronization is a key System-on-Chip (SoC) design issue in modern technologies. As the number of operating points under consideration increases, specifications which are capable of altering key parameters such as the time available for synchronization and Mean Time Between Failures (MTBF) in response to input from the user/system become desirable. This thesis explores how a combination of parallelism and scheduling, referred to as wagging, can be utilized to construct schedulers for synchronizer designs which are capable of pooling the gain-bandwidth products of their composite devices, in order to satisfy this requirement. In this work, we explore the ways in which the areas of graph theory and reconfigurable hardware design can be applied to generate both combinational and sequential scheduler designs, which satisfy the behavior requirement above. Further to this point, this work illustrates that such a scheduler is primarily comprised of an interrupt subsystem, and a reconfigurable token ring. This thesis explores how both of these components can be controlled in absence of a clock signal, as well as the design challenges inherent to each part. The final noteworthy issue in this study is with regard to the flow control of data in a parallel synchronizer that incorporates a First-In First-Out (FIFO) buffer to decouple the reading and writing operations from each other. Such a structure incurs penalties if the data rates on both sides are not well matched. This work presents a method by which combinations of serial and parallel reading operations are used to minimize this mismatch.en_US
dc.language.isoenen_US
dc.publisherNewcastle Universityen_US
dc.titleDesign of robust asynchronous reconfigurable controllers for parallel synchronization using embedded graphsen_US
dc.typeThesisen_US
Appears in Collections:School of Electrical, Electronic and Computer Engineering

Files in This Item:
File Description SizeFormat 
JSGuidoPhDThesis(Corrected-Dec2015).pdfThesis10.35 MBAdobe PDFView/Open
dspacelicence.pdfLicence43.82 kBAdobe PDFView/Open


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.